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In view of the technical and commercial boundary conditions for software-deﬁned radio (SDR), it is suggestive to reconsider the
concept anew from an unconventional point of view. The organizational principles of signal processing (rather than the signal
processing algorithms themselves) are the main focus of this work on modular software-deﬁned radio. Modularity and ﬂexibility
are just two key characteristics of the SDR environment which extend smoothly into the modeling of hardware and software. In
particular, the proposed model of signal processing software includes irregular, connected, directed, acyclic graphs with random
node weights and random edges. Several approaches for mapping such software to a given hardware are discussed. Taking into
account previous ﬁndings as well as new results from system simulations presented here, the paper ﬁnally concludes with the
utility of pipelining as a general design guideline for modular software-deﬁned radio.
Keywords and phrases: ﬂexible digital baseband signal processing, ﬁrmware support for reconﬁguration, computing resource
allocation, multiprocessing, modeling of SDR software.
1. INTRODUCTION
Software-deﬁned and hardware reconﬁgurable radio systems
have attracted more and more attention recently because
they are expected to be among the key techniques to serv-
ing future wireless communication market needs. In con-
trast to the strong convergence tendency in wired networks,
a growing number of standards and communication modes
can be observed in wireless access networks. Presumably, this
trend will prevail, eventually due to the natural diversity in
service requirements and radio environments. The better the
match between the physical channel (the properties of which
are determined in part by the user mobility) and the signal
processing in the transceiver, the easier to achieve the opti-
mal quality of service (QoS) on the physical layer. Further-
more, the ongoing introduction of UMTS in Europe shows
that diversity in standards is not only a technical challenge; if
market response falls short of business expectations (based
on a particular communication standard), or if user’s de-
mand shifts to a diﬀerent wireless access technology (and
thus to a diﬀerent sort of underlying signal processing), it
would be beneﬁcial for any manufacturing company to be
able to respond quickly to such situations. Software-deﬁned
and reconﬁgurable radio systems have the potential to allow
short time-to-market product designs under these commer-
cial conditions.
This is an open access article distributed under the Creative Commons
Attribution License, which permits unrestricted use, distribution, and
reproduction in any medium, provided the original work is properly cited.
The present paper puts an emphasis on the physical-
layer signal processing because its capabilities represent the
fundamental limits for higher layers in delivering their ser-
vices. Therefore, mastering all aspects of physical-layer sig-
nal processing in software-deﬁned and hardware reconﬁg-
urable radios is vital for delivering best end-to-end service
to the end user, by means of a single communication de-
vice. Modular software-deﬁned radio (Mod-SDR) strives for
casting light on one important aspect which has been largely
neglected hitherto: the design guidelines which govern the
coordinated interplay of signal processing software modules
embedded in logical structures of some arbitrary wireless
communication standards.
1.1. Relatedwork
A great number of important contributions on software-
deﬁned radio [1, 2, 3] and reconﬁgurability [4, 5, 6, 7, 8]c a n
be found in the literature. However, many authors narrow
down their research interest to one particular aspect of the
signal processing chain: sample rate adaptation [9, 10, 11],
RF front-end design [12, 13, 14, 15, 16], A/D conversion [17,
18], or channel coding [19, 20, 21], just to name a few exam-
ples. Notably, work related to signal processing in the digital
baseband is centered around algorithms [22, 23]. However,
structural properties of signal processing software (including
an abstract way for representation) and the principles of or-
ganizingtheexecutionofmultiplealgorithmsinadistributed
multiprocessing hardware system have not been studied in-
tensively in the context of software radio. One major contri-
bution of Mitola [24] attempts to reexamine software radio334 EURASIP Journal on Wireless Communications and Networking
from a truly unorthodox point of view, but his ﬁndings still
pertaintoalgorithmsandeventuallydonotreachbeyondthe
Turing’s theory of computing. Nevertheless, his contribution
hints at the fact that SDR requires an understanding which
is radically diﬀerent from classical communications and its
BER curves.
1.2. Motivationformodularsoftware-deﬁnedradio
The motivation for introducing a novel view of ﬂexible radio
system design is twofold. First, the fact that a radio terminal
accomplishes its signal processing by software or reconﬁg-
urable hardware rather than by dedicated hardware does not
render the rules of real-time computing obsolete, but so far
this aspect has not been considered systematicallyin the con-
text of software-deﬁned radio. Second, any BER produced by
some software implementation has to be at least as good as
theBERofitsequivalentASICimplementation.Hence,itap-
p e a r st ob eq u e s t i o n a b l et op r e s e n tB E Rc u r v e sa sam e a s u r e
of quality for the design of a software-deﬁned radio.
The goal of modular software-deﬁned radio is to estab-
lish general guidelines for designing and operating ﬂexible
signal processing systems. In order to make these guidelines
general, they need to be independent of particular commu-
nication standards, independent of algorithmic implementa-
tion details, and independent of technological advances in
microelectronics. The model for SDR software will reﬂect
these important aspects.
1.3. Compatibilitywiththerealworld
In the same way as the ideal software radio concept [1, 25]
has evolved into some compromise approaches usually sum-
marizedunderthetermofsoftware-deﬁnedradio,theadvent
of reconﬁgurable, distributed signal processing hardware in
radio devices [26, 27] can be seen as another step in this evo-
lution towards implementations which are both technologi-
cally feasible and economically attractive.
Critics generally claim that SDRs will always be noto-
riously power-ineﬃcient and inherently overpriced, hence
never prove competitive against carefully designed ASICs.
This may be true indeed if the ﬂexibility of SDR is uncon-
ditionally passed on to the end user in the form of “future
upgradability.” Therefore, it is more reasonable to predict
that the ﬂexibility of SDR is likely to stay under the imme-
diate control of manufacturers, all the more so to support a
sustainable business model. Actually, time-to-market is the
master argument in favor of software-deﬁned radio tech-
niques. The present paper shares this view suggesting to per-
ceive software-deﬁned and reconﬁgurable radios as wireless
communicationsembeddedreal-timesystemswhicharetun-
able to end-user needs or network operator needs, but not
more. Modular software-deﬁned radio provides those em-
bedded systems with design guidelines and the core of a QoS
manager for the physical layer.
2. MODELING OF HARDWARE AND SOFTWARE
One fundamental assumption is that SDR will become real-
ity soonest in the form of some distributed multiprocessing
hardwarearchitecture,providingsuﬃcientcomputingpower
at a much lower electric power consumption than that of a
single comparable general-purpose processor. Furthermore,
all hardware resources of a Mod-SDR device such as pro-
cessors, buses, memories, and interfaces are administered by
a nonpreemptive operating system. Supplied by the termi-
nal manufacturer, this piece of ﬁrmware is protected from
any direct manipulation on the part of the end user. How-
ever, by means of a physical layer API, both user applications
and the network may address transmission mode requests to
the QoS manager which belongs to the core framework ser-
vices/applications running immediately on top of the oper-
ating system (see SCA, [28, Figure 2-1]). A request will cer-
tainly include an abstract representation of the signal pro-
cessing software which needs to be executed to realize the
transmission mode. modular software-deﬁned radio makes
use of directed acyclic graphs to represent signal processing
software.
The main task of the QoS manager consists of the map-
ping of signal processing software to the available hardware
while respecting the real-time requirements which are de-
ﬁned by the air interface of the requested communication
standard [29]. In return for requests, the QoS manager ac-
cepts or rejects transmission modes, based on the availability
of resources and on a decision process which includes parti-
tioning of the graph and scheduling of all software modules.
Partitioningistheprocessofuniquelyassigningeachmodule
to a processor, while scheduling means determining individ-
ual trigger instants for each module.
Throughoutthiswork,asoftwaremoduleisdeﬁnedtobe
the smallest entity of executable machine code, which can-
not be preempted by the operating system. Software mod-
ules are self-contained, independent entities, and there is no
data exchange across module boundaries other than input
data from predecessor modules and output data to successor
modules. In principle, any module may be connected to any
other module, the only requirement being data type compat-
ibility in between all modules.
2.1. Detailsofthesoftwaremodel
For the Mod-SDR software model to be independent of pro-
cessor types (DSP, FPGA, ASSP, speciﬁc coprocessor, and
ASIC) and of technological advances in microelectronics, the
processing runtime of software modules is taken into ac-
count as the main behavioral attribute of signal processing
software. At the same time, algorithmic details are abstracted
away in this manner. Given the framework of directed acyclic
graphs, the nodes of a graph represent software modules car-
rying some signal processing runtime as the node weight.
Due to the vast variety of unpredictable inﬂuences on the
processing runtime of software modules in an SDR envi-
ronment [29], node weights are subject to random variation
within a stochastic linear resource runtime model [30]. The
basic assumption of linearity originates from the idea that
the more processing runtime is needed, the more data is to
be produced at the output of a software module:
pm = α ·c ·rm, ∀ nodes m :1≤ m ≤ M,( 1 )Modular Software-Deﬁned Radio 335
where pm is the processing runtime of some node m and rm
is m’s output memory resource demand. Formally, α ∈ R+
is the constant of proportionality translating a memory de-
mand into a runtime, hence its unit [α] = (bit/s)
−1. It can
be interpreted as the absolute speed of a processor when
executing the signal processing machine code behind node
m. The constant factor c is unitless, and its value is drawn
from a random experiment, for each m anew. The charac-
teristics of the SDR environment as well as all shortcomings
of a strictly linear resource runtime model are modeled by
the real-valued random variable C. A complete description
of this variable is given by its probability density function
(pdf) fC(c). Throughout this paper, all realizations c stem
from independent identically distributed random variables
C for all nodes m. The pdf employed in this work has a
rectangularly windowed Gaussian shape with the parameters
µC = 1.0, σC,eﬀ = E{(C − µC)2}=0.25, and windowed in-
terval [0.5;1.5]. The choice of a Gaussian is certainly arbi-
trary, but there are strong hints that the actual shape of the
pdf has much less inﬂuence on the performance of the QoS
manager than the eﬀective relative spread σP,eﬀ/µP,eﬀ of pro-
cessing runtimes [31].
The structural properties of Mod-SDR software are cap-
tured in directed edges  m,n  between a pair of nodes m and
n of a graph. In order to be independent of any particular
communication standard, those graphs are not only random
in their node runtimes, but also in their directed edges.
The random graph generator which is used for computer
simulations produces irregular, connected, directed, acyclic
graphs with a ﬁxed number of nodes M = 40. The gener-
ation process starts out from a chain of two nodes indexed
m = 1 (referred to as the source node) and m = 2( r e f e r r e d
to as the target node). Subsequently, nodes are added in an
iterative process by placing them somewhere relative to the
existing graph. For every node to be placed, one predeces-
sor and one successor are selected at random and with equal
probability from the existing nodes of the graph. Should a
new node shortcut the edge between adjacent existing nodes,
then that edge is removed with probability of 0.5. Connect-
edness of the graph is enforced in a simple way by exempting
m = 1 from the node selection procedure, whereas the prop-
erty of noncyclicity needs to be veriﬁed throughout the en-
tire graph generation process. Finally, some additional graph
properties, which are related to the data input and output
behavior of nodes, need to be determined. First, the output-
to-input data ratio of all nodes be 1.0. Second, all edges out-
going from any demultiplexing node convey the full output
data volume. Third, all edges incoming to any multiplexing
node convey only one Kth of the predecessors’ output data
volumes, where K is the number of incoming edges. These
rules make sure that edge weights remain in the same order
of magnitude throughout the entire graph. Figure 1 shows
one realization of a random graph as an example.
2.2. Detailsofthehardwaremodel
A symmetric multiprocessor architecture (see Figure 2)
serves as the model of a modular, easy-to-extend multi-
processing hardware system for Mod-SDR. The architecture
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Figure 1: Irregular, connected, directed, acyclic graph.
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Figure 2: Symmetric multiprocessor architecture.
generally includes L ∈ N identical processors Pl with associ-
ated (distributed) memory Ml, a shared memory and an in-
put/output (i/o) memory for interfacing of the physical layer
signal processing subsystem to the outside world, that is, to
other processing subsystems or to the analog front end of the
Mod-SDR transceiver.
All of these hardware resources are connected by B ∈ N
separate data buses. It is assumed that processors are actively
involved in bus transfers, that is, no useful signal processing
code of a module can be executed by a processor while this
processorisexchangingdatawiththesharedmemoryorwith
the i/o memory via some bus. This is certainly a conservative
assumption, which can also be interpreted as a worst case on
one hand. On the other hand, however, it is very unlikely
that simultaneous signal processing and bus communica-
tionscanbeachievedinthegeneralcaseofMod-SDRgraphs.
Even if a processor architecture supports communication la-
tency hiding behind useful core computations, those mech-
anisms would require coordination on the code program-
ing level across module boundaries. However, this intermod-
ule control ﬂow contradicts the Mod-SDR self-containment
paradigm, where any module may indeed be linked to any
other module (logically, by the directed edge of a graph), in
order to accomplish a useful signal processing task, but with-
out mutual knowledge of their respective machine code in-
ternals.
Naturally, bus access is exclusive. Conﬂicting access tim-
ings on the part of processors need to be arbitrated by the
scheduler, which is built into the QoS manager. The bus
speed is given relative to the signal processing speed α of the
processors, in the form of a relative bus speed β ∈ R+.T h e
unitless factor β describes how much faster a processor can
transfer an amount of data over the bus rather than produce336 EURASIP Journal on Wireless Communications and Networking
the same amount of data as the output of a module (by reg-
ular signal processing). Large values of the relative bus speed
(β   1) represent fast buses, whereas β<1 represents slow
buses.Partitioningalwaysentailsacutaﬀectingacertainsub-
setofedgesinthegraph.Thelogicaldataﬂowalongcutedges
then translates into an asynchronous, physical data ﬂow be-
tween processors via the shared memory. How this is orga-
nized using pairs of bus transfer nodes is described in detail
in[32].Thebasicideaisthatbustransfersrequireruntimein
the same way as regular signal processing nodes, but paired
for intermediate results to be written to and read from the
shared memory. Therefore, the resulting runtime model for
bustransfernodesissimilarto(1),butincludesβ intheplace
of c:
p m,n  = α ·β
−1 ·rm, ∀ edges  m,n  aﬀected by the cut.
(2)
These runtimes do not depend on the SDR environment,
but on the deterministic capabilities of the Mod-SDR device.
Their values p m,n  reappear later as edge weights that repre-
sent potential link cost for all edges  m,n . Actual costs are
only incurred by those edges aﬀected by the partitioning cut.
The focus of the present work is on fundamental design
and operating principles in Mod-SDR systems. Before tack-
ling the general case of L ∈ N processors, the case L = 2
should be well understood ﬁrst. With L = 2 processors, only
B ≤ 2 is reasonable. In this paper, the case of B = 1b u si s
studied.
2.3. Proposedmeasureofquality
It is the declared goal of Mod-SDR to go beyond designing
for some particular set of standards or transmission modes.
Therefore, concrete real-time requirements such as deadline
periods (which are clearly determined by the air interfaces of
any standard) are missing. Instead, the more general require-
ment for maximum speedup of a multiprocessing hardware
system is considered. The speedup s ∈ R+ is deﬁned as the
factor by which the multiprocessor Mod-SDR implementa-
tion terminates faster than the same software implementa-
tion on a single processor running at the same speed of α.
The advantage of speedup is evident; it is a relative measure
of quality for the design of (and the way of operating) a mul-
tiprocessor computing system. The actual value of α is not of
importance because it cancels out in the speedup s.
3. MAPPING APPROACHES
Although the Mod-SDR software model includes random
graphs, statistics in this approach should not be confused
with any “statistical structure of computational demand”
[24]. The way of building and using ap o p u l a t i o nof SDR ter-
minalsinvolvesarandomprocess,buttransmissionmodere-
quests are realizations of this random process. Therefore, the
QoS manager has to deal with realizations of random graphs.
Per request, the total number of nodes and all associated
node weights are arbitrary, but ﬁxed. Likewise, the logical
structures captured in the set of directed edges remain ﬁxed
over their entire utilization period. Potentially, QoS parame-
ters may be negotiated during connection setup, but once a
transmissionmodehasbeenaccepted,the(static)scheduling
situation is deterministic, and so is the demand for comput-
ing power [29].
All SDR design techniques related to mapping structured
signalprocessingsoftwaretohardwaremayberoughlyclassi-
ﬁed by the number of graph copies involved in the partition-
ing and scheduling process; some approaches use but a sin-
gle copy, while others imply multiple identical copies of the
graph. In principle, techniques of both classes are applicable
to signal processing for circuit-switched services as well as
for packet-switched services. However, ordinary protocol re-
quirements in packet-oriented networks (e.g., stop-and-wait
ARQ) may oftentimes force the QoS manager to operate on
a single copy of the given graph. As a matter of principle,
single-copy variants are less demanding in terms of program
memory and data memory.
The following partitioning approaches are employed in
Mod-SDR system simulations to be discussed in a later sec-
tion of the this paper.
(i) Implicit partitioning by the Hu algorithm [29]—
eventually, a scheduling algorithm.
(ii) Kernighan-Lin (KL) algorithm [30]—a method for
local search of the design space.
(iii) Spectral partitioning [33]—an application of alge-
braic graph theory.
These approaches primarily operate on a single copy of
thegraphwhichisgivenbysometransmissionmoderequest.
The originally implied scheduling idea is that radio signals
are processed on a frame-by-frame basis, only one frame per
real-timeperiod,andallcomputationsrelatetoasingleradio
frame only. An accurate pseudocode of the static scheduler is
given in [34].
However, pipelined scheduling [33, 35] in combination
with these partitioning approaches revokes the memory ad-
vantage of a single graph copy, because pipelining involves
the processing of radio signals related to several diﬀerent
radio frames within the time of one real-time period. The
number of diﬀerent radio frames involved in these computa-
tions is called the depth of the pipeline. Indeed, the program
memory remains unaﬀected by pipelining, but not the data
memory; multiple intermediate computation results from
several diﬀe r e n tf r a m e sm u s tb ek e p ti nm e m o r y ,w h i c hr e -
sults in a much higher demand than before.
Aradicalalternativetotheabovepartitioningapproaches
is graph duplication; one complete copy of the graph is as-
signed to the ﬁrst processor, another copy is assigned to the
second processor. No partitioning algorithm is needed, the
workload on both processors is perfectly balanced by con-
struction, and bus access is reduced to the necessary i/o data
transfers. The associated scheduling scheme has been named
graph duplication pipelining (GDP)[ 35]. Despite its obvi-
ous advantages, GDP suﬀers from both increased data mem-
ory and program’s memory demand due to the duplication
process. An alternative pipelining approach that returns to
operating on a single copy of the graph is half-frame pipelin-
ing (HFP)[ 36, 37]. HFP is primarily based on a schedulingModular Software-Deﬁned Radio 337
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Figure 3: Implicit Hu partitioning, no pipelining.
idea where the QoS manager supports the following kind
of time-interleaved frame processing; while one processor is
still busy processing the second half of some frame indexed
i, the other processor already starts processing its successor
frame indexed (i + 1). In contrast to GDP, this approach re-
quiresload-balancedpartitioningofthegraphunderonead-
ditionalsidecondition,namelymaintainingaverticalcutrel-
ative to the source node and the target node. Both the KL al-
gorithm and a modiﬁed variant of spectral partitioning have
been tested for this purpose. It can be shown [38] that the
KL algorithm is a simple and eﬃcient partitioning support
for HFP.
In principle, all of these mapping approaches are eligible
for application by the QoS manager of a Mod-SDR, inde-
pendent of the service type. It remains to be shown which
approach achieves a high probability of good speedup in the
highly unpredictable SDR environment.
4. SYSTEM SIMULATIONS OF MOD-SDR
The three partitioning approaches have been discussed ex-
tensively elsewhere, but the comparison of performance was
merely based on one particular sample graph. The node
weights did stem from random experiments, but the struc-
ture of the graph remained ﬁxed throughout all simula-
tion runs. Here, in contrast, the random graph model of
Section 2.1 (also including random edges) is applied to im-
prove the expressiveness of Mod-SDR system simulations.
Those new results are discussed in the following.
All ﬁgures show speedup measurements (dots) as a func-
tion of the relative bus speed β. These results are given as
a fraction of the maximum speedup s which is theoreti-
cally achievable [33] by perfect parallelization. Hence, on
one hand, a fractional value of 1.0 represents the upper per-
formance limit for any Mod-SDR realization. On the other
hand,thefractionalvalueof0.5representsareasonablelower
limit,becausebelows = 0.5,thetwo-processorsystemwould
eﬀectively work slower than a single-processor system, thus
rendering any distributed processing approach meaningless
in principle. At a sample size of 2000 realizations per β, the
observed measurement range is often so densely populated
by dots that the latter amalgamate into vertical lines. There-
fore, in addition to the individual speedup measurements,
the contour lines of the 5%, the 50% (median), and the 95%
quantile are estimated and overlayed to the ﬁgures. A con-
tour line represents the maximum speedup achieved by the
given quantile of Mod-SDR realizations (95%: topmost, 5%:
bottommost, median: in between) as a function of β.
4.1. Circuit-switchedservices
Figure 3 shows the speedup results for implicit Hu partition-
ing and nonpipelined scheduling. Obviously, the faster the
bus, the better the speedup. Since Hu’s algorithm is eventu-
ally a pure scheduling algorithm, it does not take into ac-
count any link cost while partitioning graphs implicitly. A
naive working assumption could be that speedup approaches
the limit of 1.0, if the bus is somewhat fast enough, be-
cause link cost approaches zero as β →∞ . Figure 3 dis-
proves this assumption. The behavior observed over the en-
tire β range can be explained in part by the occurrence of
PHYSICAL WAIT IDLE and LOGICAL WAIT IDLE condi-
tions [30]. The former arises after the arbitration of concur-
rent bus access requests, whereas the latter originates from
logicalinterdependenciesofnodesinthegraph;althoughthe
bus is fully accessible, one processor is forced to remain idle
waiting for some intermediate results to be produced by the
other processor.
Both conditions cause idle times in the processors, and
thus reduce speedup. While concurrent bus access requests
become more and more unlikely as bus speed increases, the
LOGICAL WAIT IDLE condition continues to prevail in all
schedules independent of β. Another reason for speedup loss
againstthelimitcanbeidentiﬁedinaspecialpropertyofHu’s
algorithm; the approach strictly aims at maximum paral-
lelization. However, the random graph model produces real-
izationswithadegreeofinherentparallelism ˜ d,0.3 ≤ ˜ d ≤ 0.8
[36]. As a consequence, if the graph cannot be parallelized
due to its given structural properties (small ˜ d value below
˜ d = 0.5), the Hu algorithm systematically fails to generate
high speedup. Load imbalance between the two processors
(equal to the diﬀerence of aggregate runtimes between the
two partitions) is the resulting eﬀect of this failure.
Pipelining eliminates LOGICAL WAIT IDLE conditions
by deliberately constructing a dense schedule in a ﬁrst step.
All resulting anticausal data dependencies between the parti-
tions are resolved in a second step by rescheduling bus trans-
fers of intermediate results across the boundaries of real-
time processing periods. In this way, a radio frame pipeline
of some depth is created (cf. Section 3). Figure 4 shows the
speedup results for implicit Hu partitioning under pipelin-
ing. Indeed, the overall speedup behavior has improved; all
contour lines indicate higher speedup for the same quantile
of realizations, and the speedup spread for fast buses is re-
duced. Nevertheless, implicit partitioning pursuant to Hu’s
algorithm continues to suﬀer from its systematic drawbacks
mentionedabove:strongdependencyongraphstructureand
complete insensitivity to link cost.338 EURASIP Journal on Wireless Communications and Networking
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Figure 4: Implicit Hu partitioning, pipelining.
10−1 100 101 102
Relative bus speed β
0.6
0.7
0.8
0.9
1
F
r
a
c
t
i
o
n
o
f
m
a
x
s
p
e
e
d
u
p
Figure 5: KL partitioning, no pipelining.
The KL algorithm has been introduced to Mod-SDR [30]
asaremedyforthissituation.Figure 5showsitsperformance
without pipelining. Astonishingly enough at a ﬁrst glance,
although the approach explicitly considers link cost (and it
is even capable of trading load balance for link cost), the
KL algorithm shows no systematic superiority compared to
Hu’s algorithm under these operating conditions. Speedup
degradation in the low β r a n g ei sab i tm o r eg r a c e f u lt h a n
in Figure 3, but at high bus speeds, the KL algorithm is eas-
ily outperformed by an approach as simple as Hu’s. This can
be explained by the fact that the partitioning approach by
Kernighan and Lin indeed considers link cost, but tacitly as-
sumes that bus transfers are nonconﬂicting at all times. Fur-
thermore, its partitioning cut has an arbitrary orientation
relative to the source node and the target node. As a con-
sequence, a large number of LOGICAL WAIT IDLE condi-
tions still occurs causing a large spread over the [0.7;0.9]
range of speedup values.
As before, processor idle times associated with LOGI-
CAL WAIT IDLE conditions can be completely eliminated
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Figure 6: KL partitioning, pipelining.
by pipelining. Figure 6 shows the resulting performance
of the KL algorithm. The contour lines reveal the highest
speedup and the lowest speedup spread observed so far. Nat-
urally, the speedup increases as the relative bus speed β in-
creases, because link cost tends to be reduced and bus con-
ﬂicts become less and less likely. Nevertheless, the results of
this ﬁgure prove that there are better partitions than Hu’s for
allβ.ItcanbeconcludedthattheapproachofKernighanand
Lin successfully eﬀects a good compromise between maxi-
mum load balance and minimum link cost.
Since the KL algorithm is based on a local search of
the design space (taking Hu’s solution as a starting conﬁg-
uration), it may terminate in local optimum points. Global
search methods, in contrast, should be able to avoid local
optima and ﬁnally produce a better overall speedup. Spec-
tralpartitioningisaglobalsearchmethod,becauseitassesses
the properties of the graph as a whole by operating on the
matrix W of node weights and edge weights [33], and it is
based on eigenvector computation for minimizing the cost
of the partitioning cut [39]. What’s more, W’s diagonal el-
ements wm,m = pm are the nodes’ processing runtimes ac-
cording to (1) and its oﬀ-diagonal elements wm,n = 2· p m,n 
amount to the potential runtimes of bus transfer node pairs,
where p m,n  is from (2). The weight matrix W is real-valued
and symmetric, and spectral partitioning deliberately ex-
ploits this property [40, 41].
Figure 7 shows the performance results for spectral par-
titioning and nonpipelined scheduling. Unfortunately, these
results are much worse than those of Kernighan and Lin; the
95% contour line just achieves 0.8 at high bus speeds, and
the speedup spread remains large in the [0.5;0.8] interval.
Clearly, such a behavior is completely unacceptable in prac-
tice; a fractional value of 0.5 means that the SDR implemen-
tationonthetwo-processorsystemmeetsreal-timedeadlines
in the exact same way as on a single-processor system. Con-
sequently, because the investment into the second processor
does not pay oﬀ at all in the form of speedup, it must be con-
cluded that the two-processor system is either ill-designed in
its hardware or ill-conditioned in its operations.Modular Software-Deﬁned Radio 339
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Figure 7: Spectral partitioning, no pipelining.
Previous ﬁgures have shown that, as a matter of fact, bet-
ter contour lines and narrower spread are possible using the
same hardware and nonpipelined scheduling. Therefore, the
reason for the inferior speedup behavior of spectral parti-
tioning needs to be identiﬁed. Figure 8 shows its speedup re-
sults under partitioning. Obviously, only a small part of all
realizations experience an improvement in speedup due to
the elimination of LOGICAL WAIT IDLE conditions. No-
tably, the 5% contour line remains at the same speedup level
for high bus speeds. These results back previous ﬁndings on
spectral partitioning; the approach in its current form [33]
does not generate well-balanced partitions. Load imbalance,
as mentioned before in the context of Hu’s algorithm, is a
genuine feature of partitioning, not of scheduling. Failure
to generate load-balanced partitions cannot be compensated
for by any scheduling technique.
To sum up, the KL algorithm is able to outperform Hu’s
algorithm (but not systematically) in the low-to-midrange β
region (β<5), if frame-by-frame signal processing is the de-
sired way of operating the software-deﬁned physical layer of
a Mod-SDR. True systematic superiority of the KL algorithm
in speedup can only be observed under pipelining. A big dis-
advantage, however, is the depth of the pipeline; it depends
onthegraphstructure,itsactualvalueisnotpredictable,and
it is quite a large integer number. (Histograms not shown
graphically here: mean value around 20 at M = 40 nodes
per graph, spread over a window of [5;35], independent of
β for implicit Hu and spectral partitioning, depending on β
for KL.) Memory demand increases linearly with the depth
of the pipeline, and therefore pipelined operation in combi-
nation with the above approaches does not lead to workable
Mod-SDR implementations.
In retrospect, frame-by-frame signal processing must be
considered inadequate for circuit-switched services. There is
simply no need to restrict partitioning algorithms to operat-
ing on a single graph copy anyway under these conditions.
If the restriction is dropped, the QoS manager can approach
partitioningandschedulinginadiﬀerent,muchsimplerway.
F i r s to fa l l ,i tt u r n so u t[ 35] that GDP (cf. Section 3)i so p -
timal regarding delay; the depth of the pipeline is exactly 2
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Figure 8: Spectral partitioning, pipelining.
(or 3, if continuous RF transmission is to be automatically
supported by the physical layer processing subsystem [38]).
Second, GDP is optimal regarding speedup; it reaches the
speedup limit s, or the fractional value of 1.0i nF i g u r e s4, 6,
and 8, independent of β. In view of the previously discussed
diﬃculties in approaching the limit, GDP is certainly the best
design choice for circuit-switched services. If GDP’s mem-
ory demand is still an issue, the QoS manager could easily
resort to HFP. Its speedup performance for circuit-switched
services (see [38, Figure 2]) is suboptimal, but totally com-
parable to that of the KL algorithm under pipelining (see
Figure 6), however, at a constant pipeline depth of 2 and at
less program and data memory demand than GDP’s.
4.2. Packet-switchedservices
As mentioned in the beginning of Section 3, packet-oriented
networks may require the QoS manager to operate on a sin-
gle copy of the graph. Then the graph contains the complete
set of computational tasks necessary for processing a single
packet, but subsets of these tasks may be repetitive in nature.
Taking the IEEE 802.11a wireless LAN standard as an exam-
ple, it is easy to identify such tasks, even when looking at a
single packet only: intercarrier/intraconstellation interleav-
ing, constellation mapping, and IFFT [42]. All of these need
to be repeated for every single OFDM symbol alike, just op-
erating on diﬀerent data within the packet. In contrast, non-
repetitive computations (per single packet) include scram-
bling and channel coding of IEEE 802.11a.
The speedup which could be expected under the con-
ditions of the random graph model and a completely
nonrepetitive task graph would be identical to that of Figures
3,5,and7.However,ifadominantsubsetoftaskswereinfact
repetitive, then pipelining approaches such as HFP and GDP
could result in better speedup, when applied to the subset.
The following results of HFP and GDP for packet pro-
cessing are conditional on the assumption that there are ex-
actly NF frames per packet which need to be processed iden-
tically. Furthermore, both processors are considered to be
exclusively reserved for physical layer signal processing as
soon as a packet has arrived. That is to say, one processor340 EURASIP Journal on Wireless Communications and Networking
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Figure 9: Half-frame pipelining, packet processing. Sample size
2000 per (β,NF).
cannot ﬁnish the remainder of some higher-layer computa-
tional task, while the other processor already starts process-
ing the radio signals of a physical layer packet.
Figures 9 and 10 (adopted from [38]) show the speedup
performance of HFP and GDP, respectively. For reasons of
legibility,onlythecontourlinetripletsaredrawn,parameter-
ized by the number of frames per packet NF :2≤ NF ≤ 7. In
comparison to circuit-switchedprocessing, GDP is no longer
optimal, since the ﬁlling and the emptying of the pipeline
cause idle times on the processors. A detailed discussion of
HFP and GDP can be found in [38]. However, the crucial
pointintheaboveﬁguresliesinthedashedlinesrepresenting
upper bounds on HFP speedup, but lower bounds on GDP
speedup. Therefore, it can be concluded that GDP systemat-
ically outperforms HFP in packet processing.
E v e nf o rr e a s o n a b l ev a l u e so fβ and low numbers of
frames per packet (or task repetitions in parts of a graph),
GDP closely approaches the speedup limit s.S of a r ,o n l y
transmissions with a constant NF have been examined. How-
ever ,IPtraﬃcinrealWLANsconsistsofamixofpacketsizes,
and hence physical layer packets contain diﬀerent numbers
of radio frames. To gain more insight into this matter, packet
size statistics of some tangible system have to be known. For
the example of IEEE 802.11a, it has been shown [37] that
smallNF (valuesof10 andbelow) occurin the great majority
of packets, so smart signal processing of small-sized packets
isindeed animportantissueinestablishedWLANstandards.
Given its superior speedup performance, GDP should be the
ﬁrst choice for packet-oriented signal processing.
5. SUMMARY AND CONCLUSION
As a starting point, some technical and commercial bound-
ary conditions of SDR have been brieﬂy reviewed. It follows
fromthisaccountthatcertaindesignissues,whicharerelated
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Figure 10: Graph duplication pipelining, packet processing. Sam-
ple size 2000 per (β,NF).
to real-time multiprocessing and modularity in ﬂexible sig-
nal processing software, have been neglected at large in the
existing SDR literature. Modular software-deﬁned radio ad-
dressestheseissuesbylookingintotheorganizationalprinci-
ples of signal processing rather than into the signal process-
ing itself. Therefore, a novel way of modeling SDR software
had to be introduced. Several techniques for mapping such
software to hardware have been brieﬂy reviewed. Mod-SDR
system simulations presented in Section 4 allow to draw the
following conclusions.
(i) With respect to circuit-switched services,f r a m e - b y -
frame signal processing has proven inadequate. Pipelining
methods such as GDP and HFP are to be preferred a priori.
GDP is optimal regarding speedup and delay. HFP is subop-
timal, but requires less memory than GDP. Therefore, HFP
can only prove competitive against GDP if memory is a se-
rious design issue. HFP can merely establish a compromise
between the achievable speedup and dynamic power dissipa-
tion of the bus.
(ii) With respect to packet-switched services,f r a m e - b y -
frame signal processing generally retains its right to exist.
Pipelining is a viable alternative only if repetitive signal pro-
cessing tasks can be identiﬁed. If so, GDP should be used.
As for the repetitive task in isolation, HFP is systematically
outperformed by GDP. Even frame-by-frame signal process-
ing (which is independent of the number of repetitions) may
show higher speedup than HFP.
Here, pipelining has been employed as a technique for
software execution. However, additional work on Mod-SDR
[34] provides strong hints that hardware subsystem pipelin-
ing also helps reducing dynamic power dissipation in CMOS
hardware, at the same time keeping speedup high. Therefore,
whenever signal processing in wireless communications is
repetitive in nature, the insertion of pipelining is the prefer-
able design guideline for Mod-SDR systems.Modular Software-Deﬁned Radio 341
Future research directions include the improvement of
spectral partitioning for direct comparison with the (non-
pipelined) KL approach and a more comprehensive study of
terminalbehaviorinpacket-orientednetworks.Furtheron,a
suitable extension of the current hardware model to hetero-
geneous multiprocessor systems and interconnect topologies
otherthanabuswouldadvancethedesigntheoryofmodular
software-deﬁned radio.
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